


PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : H01L 23/522	A1	(11) International Publication Number: WO 90/03046 (43) International Publication Date: 22 March 1990 (22.03.90)
---	-----------	---

(21) International Application Number: **PCT/US89/02124**(22) International Filing Date: **19 May 1989 (19.05.89)**(30) Priority data:
200,410 31 May 1988 (31.05.88) US(71) Applicant: **UNISYS CORPORATION [US/US]; Township Line and Union Meeting Roads, P.O. Box 500, Blue Bell, PA 19424 (US).**(72) Inventor: **NOWAK, Matthew, Michael ; 10965 Elderwood Road, San Diego, CA 92131 (US).**(74) Agent: **STARR, Mark, T.; Unisys Corporation - MS C1SW19, Township Line and Union Meeting Roads, P.O. Box 500, Blue Bell, PA 19424 (US).**(81) Designated States: **AT (European patent), BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, KR, LU (European patent), NL (European patent), SE (European patent).****Published**
With international search report.(54) Title: **INTEGRATED CIRCUIT EMPLOYING DUMMY CONDUCTORS FOR PLANARITY**

(57) Abstract

An integrated circuit having improved planarity including a substrate (41), a plurality of transistors integrated into a top surface of the substrate, and a plurality of insulating layers (e.g., 21) over the top surface which are interleaved with respective sets of signal conductors (e.g. 20a and 20b). The signal conductors are spaced apart on the insulating layers and are routed through holes in the insulating layers to the transistors in order to carry signals to and from the transistors. Also, in accordance with the invention, the integrated circuit further includes dummy conductors (22) on the insulating layers (21) in the spaces between the signal conductors (20a and 20b). These dummy conductors are open circuited and consequently carry no signals. Their function is purely mechanical; and specifically, they function to partially fill the spaces between the signal conductors such that an overlying insulating layer can be formed without peaks and valleys. For ease of fabrication, these dummy conductors are formed with the same mask and by the same steps as the signal conductors; and they are of the same material and have the same thickness as the signal conductors.

BEST AVAILABLE COPY

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT Austria	FR France	ML Mali
AU Australia	GA Gabon	MR Mauritania
BB Barbados	GB United Kingdom	MW Malawi
BE Belgium	HU Hungary	NL Netherlands
BG Bulgaria	IT Italy	NO Norway
BJ Benin	JP Japan	RO Romania
BR Brazil	KP Democratic People's Republic of Korea	SD Sudan
CF Central African Republic	KR Republic of Korea	SE Sweden
CG Congo	LI Liechtenstein	SN Senegal
CH Switzerland	LK Sri Lanka	SU Soviet Union
CM Cameroon	LU Luxembourg	TD Chad
DE Germany, Federal Republic of	MC Monaco	TG Togo
DK Denmark	MG Madagascar	US United States of America
FI Finland		

WO 90/03046

PCT/US89/02124

-1-

INTEGRATED CIRCUIT EMPLOYING
DUMMY CONDUCTORS FOR PLANARITY

BACKGROUND

This disclosure relates to integrated circuits; and more particularly, it relates to the manufacture of integrated circuits with a planar topography.

5 In the past, it was customary to fabricate integrated circuits on a thin flat semiconductor substrate called a wafer. During this fabrication, transistors are formed in the top surface of the substrate, and alternating layers of insulating material and patterned signal
10 conductors are formed over the top surface in order to interconnect the transistors together.

A problem, however, with the above described prior art integrated circuit is that as the layers of insulating material and signal conductors are added to the circuit,
15 the topography of the circuit becomes more and more nonplanar. When a cross section of the wafer is viewed under a microscope, each insulating layer will have peaks and valleys; and the signal conductors will go up and down on those peaks and valleys.

WO 90/03046

PCT/US89/02124

-2-

Each layer of signal conductors is formed from an unpatterned conductive layer by covering it with a layer of photoresist, and exposing the photoresist to light through a mask. However, the accuracy with which the mask's image can be transferred to the photoresist decreases as the nonplanarity of the photoresist increases. Why this is will now be explained with the help of FIG. 1.

There, reference numeral 10 indicates a semiconductor wafer; reference numeral 11 indicates a layer of photoresist on an unpatterned conductive layer; reference numeral 12 indicates a mask whose image is to be replicated in the photoresist; and reference numeral 13 indicates light which is passed through the mask to expose the photoresist. As this light passes through the mask, it diverges, as is indicated, for example, by reference numeral 13a; and a lens 14 is provided between the mask and the wafer in order to focus the light on the photoresist.

If, however, the unpatterned conductive layer and the overlying photoresist are nonplanar, then the mask image will not be accurately focused on the entire surface of the photoresist. When the lens 14 is positioned such that the mask image is accurately focused on the peaks of the photoresist 11, then the mask image will be out of focus on the valleys of the photoresist; and vice versa. This problem is herein called the depth of focus problem.

After the exposed portions of the photoresist are removed, the remaining photoresist patterns will have sharply defined (vertical) edges where the mask image was accurately focused. This is indicated by reference numeral 11a. Conversely, the remaining photoresist patterns will have rounded edges as is indicated by reference numeral 11b where the mask image was not accurately focused.

WO 90/03046

PCT/US89/02124

-3-

Since the edges of the photoresist cannot be accurately patterned over the entire surface of the wafer, it follows that the width of the corresponding signal conductors also cannot be accurately patterned. And, this
5 in turn limits the density with which signal conductors can be fabricated.

Accordingly, a primary object of the invention is to provide an improved integrated circuit in which the insulating layers and interleaved signal conductors are
10 substantially planar.

INTENTIONALLY LEFT BLANK

15

20

25

30

WO 90/03046

PCT/US89/02124

-4-

BRIEF DESCRIPTION OF THE DRAWINGS

Various features and advantages of the invention are described herein in conjunction with the accompanying drawings wherein:

5 FIG. 1 illustrates the depth of focus problem which the present invention addresses;

 FIG. 2 is a greatly enlarged top view of an integrated circuit that is constructed according to the invention;

10 FIG. 3 is a sectional view of the circuit of FIG. 2 taken along lines 3-3;

 FIG. 4 is a sectional view of a circuit similar to that of FIG. 2 but which is constructed without any dummy conductors; and

15 FIGS. 5A and 5B illustrate a constraint on the spacing of the dummy conductors in one preferred embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

20 Referring now to FIG. 2, the details of a preferred embodiment of the invention will be described. In FIG. 2, reference numerals 20a and 20b indicate respective portions of two signal conductors which are patterned on an insulating layer 21. Layer 21 overlies a
25 semiconductor substrate in which transistors (not shown) are fabricated; and the conductors 20a and 20b are patterned such that they interconnect the transistors in some predetermined fashion. Many other signal conductors (e.g., hundreds of them) are also patterned on other
30 portions of insulating layer 21; and they are all spaced apart from one another.

WO 90/03046

PCT/US89/02124

-5-

Also, in accordance with the invention, a plurality of dummy conductors 22 are disposed on the insulating layer 21 such that they partially fill the spaces between the signal conductors. These dummy conductors 22 are made of the same material and have the same thickness as the signal conductors which they lie between; and they are patterned with the same mask and are formed by the same fabrication steps as the signal conductors. Consequently, no extra time or cost is associated with their fabrication.

Now the function which these dummy conductors serve is purely mechanical, not electrical. Thus, each of the dummy conductors is open circuited. Further, in order to properly meet its mechanical function, the dummy conductors are spaced apart from each other and from the signal conductors by no more than a certain maximum spacing S_{MAX} .

Spacing S_{MAX} is selected such that the insulating layer which is subsequently formed over the signal conductors and dummy conductors will have a substantially planar surface. For example, in the case where the overlying insulating layer is a conformal type silicon dioxide with 70% step coverage, then S_{MAX} must be less than 1.4 times the insulating layer's thickness.

Turning now to FIG. 3, it shows a cross section of the FIG. 2 structure taken along lines 3-3. In FIG. 3, items 20a, 20b, 21 and 22 are the same as shown in FIG. 2. In addition, FIG. 3 shows an underlying set of signal conductors 30a and 30b and an underlying set of dummy conductors 32. All of these items lie on an insulating layer 40 which itself lies on a semiconductor substrate 41 in which the transistors are formed. FIG. 3 also shows another insulating layer 42 which overlies the signal conductors 20a and 20b and the dummy conductors 22.

WO 90/03046

PCT/US89/02124

-6-

Of primary importance in FIG. 3 is the fact that the top surfaces of insulating layers 21 and 42 are substantially planar. That is, the peaks and the valleys of those insulating layers are negligible in size. This is important because it enables the edges of the signal conductors which lie on those surfaces to be sharply defined by photoresist as was explained in conjunction with FIG. 1.

By comparison, FIG. 4 shows what a section through the FIG. 2 circuit will look like if the dummy conductors 22 and 32 are left out. In FIG. 4, signal conductors 20a', 20b', 30a', and 30b' correspond to signal conductors 20a, 20b, 30a and 30b of FIGs. 2 and 3; insulating layers 21', 40' and 42' correspond to insulating layers 21, 40 and 42; and substrate 41' corresponds to substrate 41.

Inspection of FIG. 4 shows that the difference d_1 between the peaks and valleys of insulating layer 21' is quite large; and, the difference d_2 between the peaks and the valleys of insulating layer 42' is even larger. In the worst case situation where the signal conductors 20a' and 30a' are far apart from the signal conductors 20b' and 30b', difference d_1 will equal the thickness of conductor 30a'; and, difference d_2 will equal the thickness of conductor 30a' plus the thickness of conductor 20a'.

Thus, when the dummy conductors are left out, the depth of focus problem becomes progressively worse with each succeeding layer of signal conductors. Typically, each layer of signal conductors is 0.75 microns to 1.25 microns thick. And, the depth of focus for a state of the art photoresist patterning system, such as a Nikon stepper Model 1505 having a G4D body type and a 0.45 numerical aperture lens is only 0.75 microns. Thus, when that stepper is used without the dummy conductors, depth of focus becomes a problem after just the first layer of conductors is patterned.

WO 90/03046

PCT/US89/02124

-7-

Turning now to FIGs. 5A and 5B, they explain the spacing constraint S_{MAX} on the dummy conductors which was previously given. In FIG. 5A, two dummy conductors 50 are shown with a spacing S_1 which is more than S_{MAX} ; whereas in FIG. 5B, two dummy conductors 51 are shown with a spacing S_2 which is less than S_{MAX} . In both figures, a conformal layer of insulating material, such as SiO_2 or Si_3N_4 or oxynitride, having a thickness T and a step coverage of 70% is used to cover the dummy conductors. Such a 70% step coverage can be achieved by conventional low temperature vapor deposition methods.

If the spacing between two successive dummy conductors is greater than the thickness T times twice the step coverage, then the insulating material on the side-walls of the two dummy conductors will not merge. Instead, a valley 52 will be formed between them as is shown in FIG. 5A. Conversely, if the spacing between two successive dummy conductors is less than twice the step coverage times thickness T , then insulating material on the sidewalls of the two conductors will merge and form one smooth surface 53 as occurs in FIG. 5B.

A preferred embodiment of the invention has now been described in detail. In addition, however, many changes and modifications can be made to these details without departing from the nature and spirit of the invention. For example, in the above described embodiment, the dummy conductors are all shaped as squares. However, the dummy conductors can alternatively be shaped as rectangles or polygons.

Further in the above described embodiment, the signal conductors were disposed in just two layers over the substrate. But as an alternative, additional layers of signal conductors, with dummy conductors between them, can

WO 90/03046

PCT/US89/02124

-8-

be fabricated on respective insulating layers. And, each layer of conductors can be fabricated with various materials such as metal or polysilicon.

Also in the above described embodiment, several
5 dummy conductors which were arranged in an array were used to partially fill the spaces between the signal conductors. But as an alternative, one large dummy conductor could be used to fill each space. However, an array of small dummy
10 conductors is preferred since it minimizes any parasitic capacitive coupling which the dummy conductors might make between a signal conductor and another circuit element. For this reason, the preferred minimum spacing between successive dummy conductors, and between a dummy conductor
15 and a signal conductor, is at least one-half micron, and the preferred size of a dummy conductor is one-half to four microns on a side.

Also in the above described embodiment, a conformal type insulating layer was used to cover the dummy conductors. But as an alternative, any nonconformal insulating
20 layer, such as spun-on glass or polyimide, can be used to cover the dummy conductors. Note, however, that such nonconformal insulating layers by themselves do not eliminate the depth of focus problem which the present invention addresses. All they do is smooth out the
25 topography and make the differences that occur between the peaks and valleys in the insulating layer less abrupt.

Further in the above described embodiment, the signal conductors and dummy conductors were described as
30 being formed on a semiconductor substrate in which transistors were fabricated. However, as another alternative, the substrate can be ceramic in which no transistors are formed; and the signal conductors can be patterned on insulating layers over the ceramic to form an interconnect pattern for multiple integrated circuit chips.

WO 90/03046

PCT/US89/02124

-9-

Accordingly, it is to be understood that the invention is not limited to the above details but is defined by the appended claims.

WO 90/03046

PCT/US89/02124

-10-

WHAT IS CLAIMED IS:

1. An integrated circuit having improved planarity;
said integrated circuit being of a type which includes a
substrate, a plurality of transistors integrated into one
surface of said substrate, and a plurality of insulating
5 layers over said transistors which are interleaved with
respective sets of signal conductors; said signal
conductors being spaced apart on said insulating layers and
routed through holes in said insulating layers to said
transistors for carrying signals to and from said
10 transistors; wherein,
said integrated circuit further includes dummy
conductors on at least one of the insulating layers in the
spaces between said signal conductors;
said dummy conductors being of the same thickness
15 and material as the signal conductors which they lie
between, being open circuited, and operating to partially
fill said spaces between said signal conductors.
2. An integrated circuit according to claim 1 wherein
all of said dummy conductors are similarly shaped and are
disposed as an array between said signal conductors.
3. An integrated circuit according to claim 1 wherein
said dummy conductors are disposed as an array of squares
between said signal conductors.

WO 90/03046

PCT/US89/02124

-11-

4. An integrated circuit according to claim 1 wherein said dummy conductors are spaced apart from each other and from said signal conductors by at least one-half micron.

5. An integrated circuit according to claim 1 wherein said dummy conductors as well as said signal conductors on at least one insulating layer are metal conductors.

6. An integrated circuit according to claim 1 wherein said dummy conductors as well as said signal conductors on at least one insulating layer are polysilicon conductors.

7. An integrated circuit according to claim 1 wherein at least one insulating layer over said dummy conductors consists essentially of SiO_2 or Si_3N_4 or oxynitride or a polyimide.

8. An integrated circuit according to claim 1 wherein said dummy conductors lie on multiple insulating layers.

9. An integrated circuit according to claim 1 wherein said dummy conductors are squares of one-half to four microns on a side.

WO 90/03046

PCT/US89/02124

-12-

10. For use with integrated circuits, an interconnect structure having improved planarity; said interconnect structure comprising a substrate having a major surface, a plurality of insulating layers over said surface, and
5 respective sets of signal conductors between said insulating layers for carrying signals to and from said circuits; wherein,

on at least one of said insulating layers between said signal conductors are patterned dummy conductors which
10 (a) are of the same thickness and material as the signal conductors between which they lie, (b) are open circuited so they do not operate electrically, and (c) partially fill the spaces between said signal conductors to thereby planarize the overlying topography.

11. An interconnect structure according to claim 10 wherein said substrate is a semiconductor having transistors integrated into said major surface.

12. An interconnect structure according to claim 10 wherein said substrate is ceramic.


13. An interconnect structure according to claim 10 wherein said dummy conductors are similarly shaped and are disposed as an array between said signal conductors.

14. An interconnect structure according to claim 10 wherein said dummy conductors lie on multiple insulating layers.

WO 90/03046

PCT/US89/02124


1/4

Fig. 1

WO 90/03046

PCT/US89/02124

2/4

Fig. 2

WO 90/03046

PCT/US89/02124

3/4

Fig. 3







Fig. 4 (PRIOR ART)



WO 90/03046

PCT/US89/02124

4/4

Fig. 5AFig. 5B

INTERNATIONAL SEARCH REPORT

International Application No PCT/US 89/02124

I. CLASSIFICATION OF SUBJECT MATTER (If several classification symbols apply, indicate all) ⁴		
According to International Patent Classification (IPC) or to both National Classification and IPC		
IPC ⁵ : H 01 L 23/522		
II. FIELDS SEARCHED		
Minimum Documentation Searched ⁷		
Classification System	Classification Symbols	
IPC ⁵	H 01 L 23/00, H 01 L 21/00	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched ⁸		
III. DOCUMENTS CONSIDERED TO BE RELEVANT ⁹		
Category ⁶	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³
X	EP, A, 0061939 (FUJITSU) 6 October 1982, see page 4, line 35 - page 5, line 2; page 5, lines 21-23; page 7, lines 1-14; figures 3-6; claim 1 --	1,4,5,10,11
A	EP, A, 0206444 (MITSUBISHI) 30 December 1986, see page 6, line 18 - page 7, line 16; page 11, lines 1-18; figure 7; claim 1 --	1,10,11
A	GB, A, 2026797 (ROCKWELL) 6 February 1980, see the abstract; page 2, lines 20-39; figures 3,4 ----	1,10
<p>¹⁰ Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"A" document member of the same patent family</p>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search	Date of Mailing of this International Search Report	
1st December 1989	22 DEC 1989	
International Searching Authority	Signature of Authorized Officer	
EUROPEAN PATENT OFFICE	F.M. VRIJDAG	

ANNEX TO THE INTERNATIONAL SEARCH REPORT
ON INTERNATIONAL PATENT APPLICATION NO.

US 8902124

SA 29113

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report.
The members are as contained in the European Patent Office EDP file on 19/12/89
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP-A- 0061939	06-10-82	JP-A- 57162331 US-A- 4487795	06-10-82 11-12-84
EP-A- 0206444	30-12-86	JP-A- 61193454	27-08-86
GB-A- 2026797	06-02-80	DE-A- 2929297 JP-A- 55025893 NL-A- 7905689 US-A- 4358339	14-02-80 23-02-80 29-01-80 09-11-82

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.